000 -LEADER |
fixed length control field |
04617nam a22003495i 4500 |
001 - CONTROL NUMBER |
control field |
21587443 |
005 - DATE AND TIME OF LATEST TRANSACTION |
control field |
20230221143006.0 |
007 - PHYSICAL DESCRIPTION FIXED FIELD--GENERAL INFORMATION |
fixed length control field |
cr an aaaaa |
008 - FIXED-LENGTH DATA ELEMENTS--GENERAL INFORMATION |
fixed length control field |
200625s2020 nju 000 0 eng |
010 ## - LIBRARY OF CONGRESS CONTROL NUMBER |
LC control number |
2020941278 |
020 ## - INTERNATIONAL STANDARD BOOK NUMBER |
International Standard Book Number |
9781786305640 |
020 ## - INTERNATIONAL STANDARD BOOK NUMBER |
International Standard Book Number |
9781119788355 |
040 ## - CATALOGING SOURCE |
Original cataloging agency |
DLC |
Language of cataloging |
eng |
Description conventions |
rda |
Transcribing agency |
DLC |
041 ## - LANGUAGE CODE |
Language code of text/sound track or separate title |
eng. |
042 ## - AUTHENTICATION CODE |
Authentication code |
pcc |
100 1# - MAIN ENTRY--PERSONAL NAME |
Preferred name for the person |
Darche, Philippe, |
Relator term |
author. |
245 10 - TITLE STATEMENT |
Title |
Microprocessor |
Number of part/section of a work |
2. |
Name of part/section of a work |
Communication in a digital system / |
Statement of responsibility, etc |
Philippe Darche. |
263 ## - PROJECTED PUBLICATION DATE |
Projected publication date |
2008 |
264 #1 - PUBLICATION, DISTRIBUTION, ETC. (IMPRINT) |
Place of publication, distribution, etc |
Hoboken : |
Name of publisher, distributor, etc |
ISTE Ltd / John Wiley and Sons Inc, |
Date of publication, distribution, etc |
2020. |
300 ## - PHYSICAL DESCRIPTION |
Extent |
1 online resource |
336 ## - CONTENT TYPE |
Content type term |
text |
Content type code |
txt |
Source |
rdacontent |
337 ## - MEDIA TYPE |
Media type term |
computer |
Media type code |
c |
Source |
rdamedia |
338 ## - CARRIER TYPE |
Carrier type term |
online resource |
Carrier type code |
cr |
Source |
rdacarrier |
505 ## - CONTENTS |
Formatted contents note |
TABLE OF CONTENTS<br/>Quotation ix<br/><br/>Preface xi<br/><br/>Introduction xv<br/><br/>Chapter 1. Basic Definitions 1<br/><br/>1.1. General points regarding communication 1<br/><br/>1.2. Main characteristics 3<br/><br/>1.3. Synchronism and asynchrony 11<br/><br/>1.4. Coding data 21<br/><br/>1.5. Communication protocol 22<br/><br/>1.6. Access arbitration 31<br/><br/>1.7. Conclusion 45<br/><br/>Chapter 2. Transactions and Special Cycles 47<br/><br/>2.1. Transaction 47<br/><br/>2.1.1. Transaction pipeline 47<br/><br/>2.1.2. Splitting the transaction 50<br/><br/>2.2. Special cycles 51<br/><br/>2.2.1. Managing interruption 52<br/><br/>2.2.2. Managing direct memory access 54<br/><br/>2.2.3. Bus Mastering 55<br/><br/>2.2.4. Detection and correction of errors 55<br/><br/>2.2.5. Multiprocessor aspect 55<br/><br/>2.3. Conclusion 56<br/><br/>Chapter 3. Bus Interfaces 57<br/><br/>3.1. Functional modules 57<br/><br/>3.2. Associated signals 59<br/><br/>3.3. Interfacing logic 62<br/><br/>3.3.1. Transmission lines 63<br/><br/>3.3.2. Integrity of the signal 64<br/><br/>3.3.3. Terminating a line 65<br/><br/>3.3.4. Driver and receiver 67<br/><br/>3.3.5. Differential and single-ended links 70<br/><br/>3.3.6. Topologies 72<br/><br/>3.3.7. Electronic technologies 75<br/><br/>3.4. Insertion-withdrawal under tension 76<br/><br/>3.5. Test and debugging 77<br/><br/>3.6. Bus limits 77<br/><br/>3.7. Conclusion 81<br/><br/>Chapter 4. Bus Classifications 83<br/><br/>4.1. Multibus architecture 83<br/><br/>4.1.1. Segmented buses 85<br/><br/>4.1.2. Hierarchical buses 86<br/><br/>4.1.3. Multiple buses 87<br/><br/>4.1.4. Bridge 88<br/><br/>4.2. Classification of digital system buses 91<br/><br/>4.2.1. Local bus 91<br/><br/>4.2.2. Memory buses 93<br/><br/>4.2.3. Link buses 94<br/><br/>4.2.4. Expansion slot bus 96<br/><br/>4.2.5. Expansion buses 101<br/><br/>4.2.6. I/O buses 101<br/><br/>4.2.7. Backplane and centerplane buses 102<br/><br/>4.2.8. Fieldbus 107<br/><br/>4.2.9. SoC: from bus to network 107<br/><br/>4.2.10. Power bus 113<br/><br/>4.3. Summary: bus classifications 119<br/><br/>Conclusion of Volume 2 121<br/><br/>Exercises 123<br/><br/>Acronyms 127<br/><br/>References 145<br/><br/>Index 155 |
520 ## - SUMMARY, ETC. |
Summary, etc |
Calculation is the main function of a computer. The central unit is responsible for executing the programs. The microprocessor is its integrated form. This component, since the announcement of its marketing in 1971, has not stopped breaking records in terms of computing power, price reduction and integration of functions (calculation of basic functions, storage with integrated controllers). It is present today in most electronic devices. Knowing its internal mechanisms and programming is essential for the electronics engineer and computer scientist to understand and master the operation of a computer and advanced concepts of programming. This first volume focuses more particularly on the first generations of microprocessors, that is to say those that handle integers in 4 and 8-bit formats. The first chapter presents the calculation function and reminds the memory function. The following is devoted to notions of calculation model and architecture. The concept of bus is then presented. Chapters 4 and 5 can then address the internal organization and operation of the microprocessor first in hardware and then software. The mechanism of the function call, conventional and interrupted, is more particularly detailed in a separate chapter. The book ends with a presentation of architectures of the first microcomputers for a historical perspective.<br/>The knowledge is presented in the most exhaustive way possible with examples drawn from current and old technologies that illustrate and make accessible the theoretical concepts. Each chapter ends if necessary with corrected exercises and a bibliography. The list of acronyms used and an index are at the end of the book. |
650 #0 - SUBJECT ADDED ENTRY--TOPICAL TERM |
Topical term or geographic name as entry element |
Microprocessors. |
655 #0 - INDEX TERM--GENRE/FORM |
Genre/form data or focus term |
Electronic books. |
856 ## - ELECTRONIC LOCATION AND ACCESS |
Link text |
Full text available at Wiley Online Library Click here to view |
Uniform Resource Identifier |
https://onlinelibrary.wiley.com/doi/book/10.1002/9781119788355 |
906 ## - LOCAL DATA ELEMENT F, LDF (RLIN) |
a |
0 |
b |
ibc |
c |
orignew |
d |
2 |
e |
epcn |
f |
20 |
g |
y-gencatlg |
942 ## - ADDED ENTRY ELEMENTS |
Source of classification or shelving scheme |
|
Item type |
EBOOK |